

WHAT IS CLAIMED IS:

1 1. An output driver to drive on a multi-drop bus, an output symbol representing at least  
2 two bits including a most significant bit (MSB) and a least significant bit (LSB), comprising:  
3 a first drive block to generate a MSB symbol component representing the MSB; and  
4 a second drive block to generate an LSB symbol component representing the LSB, the  
5 LSB symbol component being combined with the MSB symbol component to provide the  
6 output symbol.

1 2. The output driver of claim 1 wherein the first drive block is connected in parallel with  
2 the second drive block.

1 3. The output driver of claim 1 wherein the first drive block includes one or more first  
2 drive transistors, the second drive block includes one or more second drive transistors, the  
3 first and second drive blocks having the same number of drive transistors, wherein the first  
4 drive transistors of the first drive block provide twice as much current as the second drive  
5 transistors of the second drive block.

1 4. The output driver of claim 1 wherein the first drive block includes one or more first  
2 drive transistors, the first drive transistors being binary weighted with respect to each other to  
3 provide correspondingly weighted amounts of current in response to the MSB, the second  
4 drive block includes one or more second drive transistors, the second drive transistors being  
5 binary weighted with respect to each other to provide correspondingly weighted amounts of  
6 current in response to the LSB, the first and second drive blocks having the same number of  
7 drive transistors.

1 5. The output driver of claim 3 wherein a set of current control signals enables and  
2 disables corresponding ones of the first and second drive transistors.

1 6. The output driver of claim 1 wherein binary signaling is used by setting the LSB  
2 symbol equal to zero.

1 7. The output driver of claim 3 wherein drive transistors are connected to an I/O pin,  
2 further comprising at least one constant current transistor connected to the I/O pin to provide  
3 a substantially continuous flow of current through the I/O pin to increase noise immunity.

1 8. An output driver to drive an output symbol representing two or more bits including a  
2 most significant bit (MSB) and a least significant bit (LSB), comprising:  
3 a logic circuit to generate a set of transistor enable signals based on a state of the MSB  
4 and the LSB; and  
5 a set of weighted transistors, each weighted transistor being responsive to one  
6 transistor enable signal of the set of transistor enable signals.

1 9. The output driver of claim 8 wherein the weighted transistors of the set of weighted  
2 transistors are weighted to compensate for gds distortion.

1 10. The output driver of claim 8 further comprising:  
2 a set of current control transistors, responsive to current control signals, coupled to the  
3 set of weighted transistors, to adjust an amount of current supplied by the output driver.

1 11. The output driver of claim 8 wherein each weighted transistor is differentially coupled  
2 to another correspondingly weighted transistor that is enabled to provide a continuous flow of  
3 current to increase noise immunity.

1 12. An output driver to drive an output symbol representing two or more bits including a  
2 most significant bit (MSB) and a least significant bit (LSB), comprising:  
3 a logic circuit to generate a set of transistor enable signals in accordance with a state  
4 of the MSB and LSB; and  
5 a set of drive blocks, each drive block being responsive to one of the transistor enable  
6 signals, each drive block including a drive transistor responsive to one of the transistor enable  
7 signals, at least of subset of the drive blocks including a gds compensation transistor

responsive to one of the transistor enable signals, each gds compensation transistor having a predefined geometry to compensate for gds distortion.

13. An output driver to drive an output symbol representing two or more bits including a most significant bit (MSB) and a least significant bit (LSB), comprising:

a logic circuit to generate a set of transistor enable signals in accordance with a state of the MSB and LSB; and

a set of drive blocks, each drive block including a set of drive transistors connected in series with a set of current-control transistors, the drive transistors being responsive to one of the transistor enable signals, the set of current-control transistors being responsive to a set of current control signals, at least of subset of the drive blocks including a set of gds compensation transistors connected in series with a set of gds-current-control transistors, the gds compensation transistors being responsive to one of the transistor enable signals, and the gds-current-control transistors being responsive to gds-current-control signals.

14. The output driver of claim 13 wherein each set of drive transistors of the drive block are binary weighted.

15. A bus receiver to receive an input symbol representing two or more bits including a most significant bit (MSB) and a least significant bit (LSB), comprising:

a MSB latching comparator to compare the input symbol to a MSB threshold voltage to generate a first binary output signal representing a state of the MSB;

a first LSB latching comparator to compare the input symbol to a first reference voltage to generate a second binary output signal representing the relationship between the input symbol and the first reference voltage;

a second LSB latching comparator to compare the input symbol to a second reference voltage to generate a third binary output signal representing the relationship between the input symbol and the second reference voltage; and

a logic block to generate a fourth binary output signal representing a state of the LSB in accordance with the first, second and third binary output signals.

1 16. The bus receiver of claim 15 wherein the first, second and third latching comparators  
2 generate their respective binary output signals synchronized to a clock signal.

1 17. A bus receiver to receive an input symbol representing two or more bits, each bit  
2 being associated with at least one threshold voltage of a set of threshold voltages, comprising:  
3 a most-significant-bit (MSB) receiver to receive the input symbol and provide an  
4 MSB logic signal representing a most-significant bit of the input symbol; and  
5 a least-significant-bit (LSB) receiver to receive the input symbol and provide an LSB  
6 logic signal representing a least-significant bit of the input symbol.

1 18. The bus receiver of claim 17 wherein the MSB receiver and LSB receiver include:  
2 at least one integrator to generate integration voltages on integration nodes by  
3 integrating charge in accordance with a voltage associated with the input symbol and one or  
4 more threshold voltages of the set of threshold voltages; and  
5 at least one sense amplifier to receive the integration voltages of the at least one  
6 integrator to generate the logic signal of the respective receiver.

1 19. The bus receiver of claim 17 wherein the MSB receiver and LSB receiver include:  
2 at least one preamplifier to generate the input symbol by adjusting an unconditioned  
3 input symbol in accordance with the relationship of the unconditioned input symbol to ranges  
4 of voltages defined by the voltages of the set of threshold voltages;  
5 at least one integrator to generate integration voltages on integration nodes by  
6 integrating a charge in accordance with a voltage associated with the input symbol; and  
7 at least one sense amplifier to receive the integration voltages of the at least one  
8 integrator to generate at least one logic signal representing a relationship of the input symbol  
9 to the one or more threshold voltages of the set of threshold voltages.

1 20. A memory comprising:  
2 an array of memory cells;  
3 an address decoder;

4 a plurality of bus receivers to receive an address and also to receive input symbols,  
5 each input symbol representing a predetermined number of bits, each bit being associated  
6 with a range of voltage levels, a set of threshold voltages defining each range of voltage  
7 levels, comprising:

8 a most-significant bit (MSB) receiver to determine a MSB of the input symbol in  
9 accordance with a first threshold voltage of the set of threshold voltages; and

10 a least-significant bit (LSB) receiver to determine a LSB of the input symbol in  
11 accordance with second and third threshold voltages of the set of threshold voltages;

12 an I/O circuit to store the MSB of the input symbol and LSB of the input symbol in a  
13 subset of memory cells of the array of memory cells.

1 21. The memory of claim 20 wherein the first threshold voltage is less than the second  
2 threshold voltage, and the first threshold voltage is greater than the third threshold voltage.

1 22. The memory of claim 20,  
2 wherein the MSB receiver includes:

3 at least one MSB integrator to generate integration voltages on integration nodes by  
4 integrating charge in accordance with a voltage of the input symbol with respect to the first  
5 threshold voltage; and

6 at least one MSB sense amplifier to receive the integration voltages of the at least one  
7 MSB integrator to generate at least one MSB logic signal representing the relationship of the  
8 input symbol to the first threshold voltage; and

9 wherein the LSB receiver includes:

10 at least one LSB integrator to generate integration voltages on integration nodes by  
11 integrating charge associated with the voltage of the input symbol output with respect to the  
12 second and third threshold voltages; and

13 at least one LSB sense amplifier to receive the integration voltages of the at least one  
14 LSB integrator to generate at least one LSB logic signal representing the relationship of the  
15 input symbol to the second and third threshold voltages,

16 wherein the I/O circuit stores signals representing the MSB logic signal and the LSB  
17 logic signal in the subset of memory cells of the memory array, as specified by the address.

23. The memory of claim 20 wherein the MSB receiver includes:

- at least one MSB preamplifier to generate a MSB preamplified signal in accordance with a relationship of the input symbol to a first threshold voltage of the set of threshold voltages;
- at least one MSB integrator to accumulate charge to produce an output voltage in accordance with the MSB preamplified signal during an integration time interval defined by a start integration timing event and an end integration timing event; and
- at least one MSB sense amplifier to sample and convert the output voltage from the MSB integrator into a MSB logic signal representing a MSB state of the input signal; and

wherein the LSB receiver includes:

- at least one LSB preamplifier to generate a LSB preamplified signal in accordance with a relationship of the input symbol to a second and third threshold voltage of the set of threshold voltages;
- at least one LSB integrator to accumulate charge to produce an output voltage in accordance with the LSB preamplified signal during an integration time interval defined by a start integration timing event and an end integration timing event; and
- at least one LSB sense amplifier to sample and convert the output voltage from the LSB integrator into an LSB logic signal representing a LSB state of the input signal,

wherein the I/O circuit stores signals representing the MSB logic signal and the LSB logic signal in the subset of memory cells of the memory array, as specified by the address.

24. The memory of claim 23 wherein the first threshold voltage is less than the second threshold voltage, and the first threshold voltage is greater than the third threshold voltage.

25. The memory of claim 20, further comprising:

- a mode detection circuit to supply a PAM mode signal to cause the MSB receiver and LSB receiver to operate in either 4-PAM or 2-PAM mode.

1 26. A method of correcting for errors in a multi-Pulse Amplitude Modulated (PAM)  
2 system including a multi-PAM output driver and a multi-PAM receiver coupled via a data  
3 bus, comprising:

4 operating the multi-PAM output driver and the multi-PAM receiver at 4-PAM to  
5 exchange multi-PAM data on a bus;  
6 determining whether an error occurred in the multi-PAM data; and  
7 operating the multi-PAM output driver and the multi-PAM receiver at 2-PAM to  
8 exchange binary data on the bus.

1 27. The method of claim 26 wherein the multi-PAM output driver and the multi-PAM  
2 receiver are operated at a first data rate, and further comprising:  
3 reducing the first data rate in response to the error.

1 28. The method of claim 27 further comprising:  
2 measuring an error-free time; and  
3 increasing the first data rate when the error-free time equals a predetermined value.

1 29. The method of claim 27 further comprising:  
2 measuring an error-free time; and  
3 operating the multi-PAM output driver and the multi-PAM receiver at 4-PAM when  
4 the error-free time equals a predetermined value.

1 30. A method of correcting for errors in a multi-Pulse Amplitude Modulated (PAM)  
2 system, comprising:  
3 operating a multi-PAM output driver and a multi-PAM receiver at 4-PAM to  
4 exchange data on a bus, wherein the multi-PAM output driver and the multi-PAM receiver  
5 transmit and receive an encoded multi-PAM symbol having a most-significant bit (MSB) and  
6 a least-significant bit (LSB);  
7 determining when an error occurs in the data; and  
8 switching the MSB and LSB when an error occurs.

1 31. A bus system comprising:

2 a signal line;

3 a first output driver to transmit a first data signal on the signal line;

4 a second output driver to transmit a second data signal on the signal line

5 simultaneously with the first data signal such that the first and second data signals are

6 superimposed to produce a superimposed data signal on the signal line, the superimposed

7 data signal having a plurality of voltage levels representing the combinations of the

8 simultaneously transmitted data signals;

9 a first receiver to receive the superimposed signal, to determine a digital

10 representation of the superimposed data signal, and identifying the data signal transmitted by

11 the second output driver from the superimposed data signal; and

12 a second receiver to receive the superimposed signal, to determine a digital

13 representation of the superimposed data signal, and identifying the data signal transmitted

14 from the first output driver from the superimposed data signal.

1 32. A memory system comprising:

2 a bus having a plurality of signal lines:

3 a plurality of output drivers to drive an output symbol representing a predetermined

4 number of bits including a most significant bit (MSB) and a least significant bit (LSB) on a

5 first subset of the signal lines; and

6 a plurality of receivers, each receiver to receive the output symbol from a respective

7 signal line as an input symbol, each input symbol representing the predetermined number of

8 bits, the receivers outputting a plurality of logic signals representing the state of the MSB

9 and LSB of the input symbol.

1 33. The memory system of claim 32 wherein the memory system is operated as a 4-PAM

2 system such that the output symbol has an MSB and an LSB; and the memory system is

3 operated as a 2-PAM system by setting the LSB of the output symbol to zero to generate a 2-

4 PAM symbol.



1 34. The memory system of claim 32 wherein the first set of signal lines include control  
2 signal lines and data signal lines, the control signal lines being 2-PAM, and the data signal  
3 lines being 4-PAM.

1 35. The memory system of claim 32 wherein the memory system is responsive to a mode  
2 signal to switch between 4-PAM and 2-PAM.

1 36. The memory system of claim 35 wherein the mode signal is determined by a hardware  
2 setting.

1 37. The memory system of claim 32 wherein the memory system is responsive to  
2 detected errors to switch between 4-PAM and 2-PAM.

1 38. A memory system comprising:  
2 a bus having a plurality of signal lines;  
3 a first subset of the signal lines being coupled to a plurality of output drivers, each  
4 output driver to drive an output symbol representing two bits including a most significant bit  
5 (MSB) and a least significant bit (LSB) on the signal line, each output driver including:  
6 a first drive block to generate a MSB symbol component representing the  
7 MSB; and  
8 a second drive block to generate an LSB symbol component representing the  
9 LSB, the LSB symbol component being combined with the MSB symbol component to  
10 provide the output symbol;  
11 a second subset of the signal lines, including the first subset of signal lines, being  
12 coupled to a plurality of bus receivers to receive an address and the output symbols, the  
13 received output symbols being input symbols, each input symbol representing a  
14 predetermined number of bits, each bit being associated with a distinct range of voltage  
15 levels, a set of threshold voltages defining each distinct range of voltage levels, each bus  
16 receiver including:  
17 a most-significant bit (MSB) receiver to determine the MSB of the input symbol  
18 based on a first threshold voltage of the set of threshold voltages; and

19 a least-significant bit (LSB) receiver to determine the LSB of the input symbol based  
20 on second and third threshold voltages of the set of threshold voltages.

1 39. A method of operating a multi-drop bus using multi-level signals, comprising:  
2 transmitting an output symbol representing at least two bits including a most  
3 significant bit (MSB) and a least significant bit (LSB);  
4 receiving the output symbol, the received output symbol being an input symbol;  
5 generating integration voltages by integrating charge on at least one integration node  
6 in accordance with a state of the input symbol; and  
7 determining the MSB and the LSB in accordance with the integration voltages.

1 40. An apparatus for transmitting data on a multi-drop bus using multi-level signals,  
2 comprising:  
3 means for transmitting an output symbol representing at least two bits including a  
4 most significant bit (MSB) and a least significant bit (LSB);  
5 means for receiving the output symbol, the received output symbol being an input  
6 symbol;  
7 means for generating integration voltages by integrating charge on at least one  
8 integration node in accordance with a state of the input symbol; and  
9 means for determining the MSB and the LSB in accordance with the integration  
10 voltages.

Add  
A/D

Add  
B/D